I-Scheme ye-Mini PLC Isekelwe ku-T5L1——Kwabiwe kusukela ku-DWIN Forum

I-DWIN T5L yochungechunge lwe-dual-core chips inezici zokuvama okuyinhloko nekhono eliqinile lokucubungula izithombe, ezingasetshenziswa ukwakha i-PLC encane nokucubungula izinhlelo zokusebenza ze-HMI.Lesi sixazululo se-PLC sisekelwe ku-chip ye-T5L1, isingeniso esiyisisekelo simi kanje:

cdsvfddss

1. Umsebenzi Oyisisekelo

14 okokufaka okushintshwa kwedijithali, okuhlukaniswe nge-optocoupler;

Iziteshi ezingu-8 zokufakwayo kwe-analogi engu-0~10V (0~20mA);

6 okukhiphayo kwe-relay;

I-2-channel PWM okukhiphayo kwe-analog (ingangeza okukhiphayo kwe-DAC);

Ukusekela ukuxhumana kwe-485, ukuxhumana kwe-CAN, ukuxhumana kwe-TTL;

Sekela okokufaka nokuphumayo kwe-high-speed pulse, 24V amandla wezimboni

cdsd

1.2 Umbono obonakalayo womphumela

2. I-Schematic Design

dscfdsv

1.3 Uhlelo lokulawula oluyinhloko

csvfdds

1.4 I-IO schematic

Ukulawula ukukhanya kwangemuva kwesibonisi kudinga ukunaka ukukhanya kwangemuva, okungalawulwa ngohlelo lwe-PWM lwe-OS core.Okwesibili, ukuqaliswa okuguquguqukayo kwe-xdata kufanele kwabiwe kabusha ngemva kokuqaliswa kwesistimu.

3.DGUSIdizayini Yesixhumanisi

cscdsd

1.5 Isixhumi esibonakalayo esikhulu

4.Ividiyo


Isikhathi sokuthumela: Jul-05-2022